1 ps8737b 02/08/06 pi6c48533-01 block diagram features ? pin-to-pin compatible to ics8533-01 ? maximum operation frequency: 800mhz ? 4 pair of differential lvpecl outputs ? selectable differential clk and pclk inputs ? clk, n clk pair accepts lvds, lvpecl, lvhstl, sstl and hcsl input level ? pclk, npclk pair supports lvpecl, cml and sstl input level ? output skew: 100ps (maximum) ? part-to-part skew: 150ps (maximum) ? propagation delay: 2ns (maximum) ? 3.3v power supply ? operating temperature: -40 o c to 85 o c ? packaging (pb-free & green avaliable): -20-pin tssop (l) 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer description the pi6c48533-01 is a high-performance low-skew lvpecl fanout buffer. pi6c48533-01 features two selectable differential inputs and translates to four lvpecl ultra-low jitter outputs. the inputs can also be confgured to single-ended with external resistor bias circuit. the clk input accepts lpecl or lvds or lvhstl or sstl or hcsl signals, and pclk input accepts lvpecl or sstl or cml signals. the outputs are synchronized with input clock during asyn - chronous assertion/deassertion of clk_en pin. pi6c48533-01 is ideal for differential to lvpecl translations and/or lvpecl clock distribution. typical clock translation and distribution applications are data-communications and telecommunications. pin diagram clk_en clk n clk pclk n pclk clk_sel q 0 n q 0 q 1 n q 1 q 2 n q 2 q 3 n q 3 0 1 d le q q 0 n q 0 v cc q 1 n q 1 q 2 n q 2 v cc q 3 n q 3 v ee clk_en clk_sel clk n clk pclk n pclk nc nc v cc 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 2 ps8737b 02/08/06 pin description name pin # type description v ee 1 p connect to negative power supply clk_en 2 i_pu synchronizing clock enable. when high, clock outputs follow clock input. when low, q x outputs are forced low, n q x outputs are forced high. lvcmos/lvttl level with 50k? pull-up. clk_ sel 3 i_pd clock select input. when high, selects pclk input. when low, selects clk input. lvcmos/ lvttl level with 50k? pull-down. clk 4 i_pd non-inverting differential clock input n clk 5 i_pu inverting differential clock input pclk 6 i_pd non-inverting differential clock input n pclk 7 i_pu inverting differential clock input nc 8, 9 not connected v cc 10, 13, 18 p connect to 3.3v. q 3 , n q 3 11, 12 o differential output pair, lvpecl interface level. q 2 , n q 2 14, 15 o differential output pair, lvpecl interface level. q 1 , n q 1 16, 17 o differential output pair, lvpecl interface level. q 0 , n q 19, 20 o differential output pair, lvpecl interface level. note: 1. i = input, o = output, p = power supply connection, i_pd = input with pull down, i_pu = input with pull up pin characteristics symbol parameter conditions min. typ. max. units c in input capacitance 4 pf r_pullup input pullup resistance 50 k? r_pulldown input pulldown resistance 50 control input function table (1) inputs outputs clk_en clk_sel selected source q 0 :q 3 n q 0 : n q 3 0 0 clk, n clk diasbled: low diasbled: high 0 1 pclk, n pclk disabled: low disabled: high 1 0 clk, n clk enabled enabled 1 1 pclk, n pclk enabled enabled note: 1. after clk_en switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below .
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 3 ps8737b 02/08/06 figure 1. clk_en timing diagram clock input function table inputs outputs input to output mode polarity clk or pclk n clk or n pclk q 0 :q 3 n q 0 : n q 3 0 1 low high differential to differential none inverting 1 0 high low differential to differential none inverting 0 biased; v in = v cc /2 low high single ended to differential none inverting 1 biased; v in = v cc /2 high low single ended to differential none inverting vcc/2 0 high low single ended to differential inverting v cc /2 1 low high single ended to differential inverting absolute maximum ratings (1) symbol parameter conditions min. typ. max. units v cc supply voltage referenced to gnd 4.6 v v in input voltage referenced to gnd -0.5 v cc +0.5v v out output voltage referenced to gnd -0.5 v cc +0.5v t stg storage temperature -65 150 o c note: 1. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress speci fcations only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifcations is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. nclk, npclk clk, pclk clk_en nq0:nq3 q0:q3 disabled enabled
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 4 ps8737b 02/08/06 operating conditions symbol parameter conditions min. typ. max. units v cc power supply voltage 3.0 3.3 3.6 v t a ambient temperature -40 85 o c i ee power supply current 500 mhz 60 ma lvcmos/lvttl dc characteristics ( t a = -40 o c to 85 o c, v cc = 3.0v to 3.6v unless otherwise stated.) symbol parameter conditions min. typ. max. units v ih input high voltage 2 v cc +0.3 v v il input low voltage -0.3 0.8 i ih input high current clk, clk_sel v in = v cc = 3.6v 150 a clk_en v in = v cc = 3.6v 5 i il input low current clk, clk_sel v in = 0v, v cc = 3.6v -5 clk_en v in = 0v, v cc = 3.6v -150 differential dc input characteristics (t a = -40 o c to 85 o c, v cc = 3.0v to 3.6v unless otherwise stated.) symbol parameter conditions min. typ. max. units i ih input high current n clk, n pclk v in = v cc = 3.6v 5 ua clk, pclk v in = v cc = 3.6v 150 ua i il input low current n clk, n pclk v cc = 3.6v, v in = 0v -150 ua clk, pclk v cc = 3.6v, v in = 0v -5 ua v pp peak-to-peak voltage 0.15 1.3 v v cmr common mode input voltage (1, 2) v ee +0.5 v cc - 0.85v v notes: 1. for single ended applications, the maximum input voltage for clk and nclk is v cc +0.3v 2. common mode voltage is defned as v ih .
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 5 ps8737b 02/08/06 ac characteristics (1) (t a = -40 o c to 85 o c, v cc = 3.0v to 3.6v, r l = 50? to v cc - 2v, unless otherwise stated below. ) symbol parameter conditions min. typ. max. units f max output frequency 500 800 mhz t pd propagation delay (2) 1.0 2.0 ns tsk(o) output-to-output skew (3) 100 ps tsk(pp) part-to-part skew (4) 150 t r /t f output rise/fall time 20% - 80% 75 300 odc output duty cycle 40 60 % notes: 1. all parameters are measured at 500mhz unless noted otherwise 2. measured from the v cc /2 of the input to the differential output crossing point 3 defned as skew between outputs at the same supply voltage and with equal load condition. measured at the outputs dif ferential crossing point. 4. defned as skew between outputs on different parts operating at the same supply voltage and with equal load condition. measured at the outputs differential crossing point. lvpecl dc characteristics (t a = -40 o c to 85 o c, v cc = 3.0v to 3.6v, r l = 50? to v cc - 2v, unless otherwise stated below.) symbol parameter conditions min. typ. max. units i ih input high current n clk, n pclk v in = v cc = 3.6v 5 a clk, pclk v in = v cc = 3.6v 150 i il input low current n clk, n pclk v cc = 3.6v, v in = 0v -150 clk, pclk v cc = 3.6v, v in = 0v -5 v pp peak-to-peak voltage 0.3 1 v v cmr common mode input voltage; note (1,2) v ee +1.5 v cc v oh output high voltage v cc -1.4 v cc -0.9 v ol output low voltage v cc -2.0 v cc -1.6 v swing peak-to-peak output voltage swing 0.6 1.0 notes: 1. for single ended applications, the maximum input voltage for pclk and n pclk is v cc +0.3v. 2. common mode voltage is defned as v ih .
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 6 ps8737b 02/08/06 applications information wiring the differenctial input to accept single ended levels figure 1 shows how the differential input can be wired to accept single ended levels. the reference voltage v_ref = v dd /2 is generated by the bias resistors r1, r2 and c1. this bias circuit should be located as close as possible to the input pin. the ratio of r1 and r2 might need to be adjusted to postion the v_ref in the center of the input voltage swing. for example, if the input clock swing is only 2.5v and v dd = 3.3v, v_ref should be 1.25v and r1/r2 = 0.609. figure 2: single-ended signal driving differential input single ended clock input v dd r1 1k r2 1k c1 0.1 clk1 nclk1
pi6c48533-01 3.3v low skew 1-to-4 differential/lvcmos to lvpecl fanout buffer 7 ps8737b 02/08/06 pericom semiconductor corporation ? 1-800-435-2336 ? www.pericom.com packaging mechanical: 20-pin tssop (l) ordering information (1,2) ordering code package code package description PI6C48533-01LE l pb-free & green 20-pin 173-mil wide tssop notes: 1. thermal characteristics can be found on the company web site at www .pericom.com/packaging/ 2. e = pb-free and green ???? ????? ? ???? ???? ???? ???? ??? ???? ????? ????? ??? ???? ???? ???? ???? ???? ???? ? ?? ???? ???? ???? ???? ??? ??? ???? ???? ???? ????? ??? ??? ??? ??? ???? ???? ???? ???? ???? ???
|
